首页> 外文会议>IEEE International Electron Devices Meeting >A robust wafer thinning down to 2.6-¿¿m for bumpless interconnects and DRAM WOW applications
【24h】

A robust wafer thinning down to 2.6-¿¿m for bumpless interconnects and DRAM WOW applications

机译:强大的晶圆厚度可薄至2.6-μm,适用于无凸点互连和DRAM WOW应用

获取原文

摘要

An ultra-thinning down to 2.6-¿¿m with and without Cu contamination at 1013 atoms/cm2 using 300-mm wafer proven by 2Gb DRAM has been developed for the first time. The impact of Si thickness and Cu contamination at wafer backside for DRAM yield including retention characteristics is described. Thickness uniformity for all wafers after thinning was below 2-¿¿m within 300-mm wafer. A degradation in terms of retention characteristics occurred after thinning down to 2.6-¿¿m while no degradation after thinning down to 5.6-¿¿m for both wafer and package level test were found.
机译:使用2Gb DRAM证明的300mm晶圆,首次开发了超薄的薄膜,厚度低至2.6μm,有和无Cu污染(1013原子/ cm2)。描述了晶片背面的硅厚度和铜污染对包括保留特性在内的DRAM产量的影响。减薄后所有晶片的厚度均匀性在300 mm晶片内均小于2 µm。薄化至2.6μm后,在保持特性方面发生了劣化,而晶圆和封装级测试均未发现薄化至5.6μm后发生了劣化。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号