首页> 外文会议>International Conference on Information and Communication Technology Convergence >Design and implementation of high speed A/D converter using time interleaving
【24h】

Design and implementation of high speed A/D converter using time interleaving

机译:利用时间交织的高速A / D转换器的设计与实现

获取原文

摘要

Time Interleaved A/D Converter (TI-ADC) is a parallel combination of multiple ADCs having low sampling rates and it is capable of high-speed sampling in real time. The performance of the digital system to receive the analog signal depends on the performance of the ADC. However it has the disadvantage of increasing the cost using high-speed sampling ADC. To solve this problem, high-speed sampling ADC is implemented using time interleaving by a combination of a low cost, low-speed ADC and can be used for a system demanding high-speed real time sampling technology.
机译:时间交错A / D转换器(TI-ADC)是多个具有低采样率的ADC的并行组合,并且能够实时进行高速采样。接收模拟信号的数字系统的性能取决于ADC的性能。但是,其缺点是使用高速采样ADC会增加成本。为了解决这个问题,高速采样ADC是通过低成本,低速ADC的组合使用时间交织实现的,可用于要求高速实时采样技术的系统。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号