首页> 外文会议>SOI-3D-Subthreshold Microelectronics Technology Unified Conference >Soft Error Tolerance of Standard and Stacked Latches Dependending on Substrate Bias in a FDSOI Process Evaluated by Device Simulation
【24h】

Soft Error Tolerance of Standard and Stacked Latches Dependending on Substrate Bias in a FDSOI Process Evaluated by Device Simulation

机译:通过设备仿真评估的FDSOI过程中依赖于基板偏压的标准和堆叠锁存器的软误差容差

获取原文
获取外文期刊封面目录资料

摘要

Soft error tolerance in a thin BOX FDSOI process depends on substrate bias because soft errors are mainly caused by the parasitic bipolar effect (PBE). Substrate-bias dependence of soft error tolerance is evaluated by changing thickness of a BOX layer by device simulations. We compare the soft error tolerance between standard and stacked flip-flops (FFs). At 10 nm BOX thickness, soft error tolerance of both FFs greatly change by body bias. But at 100 nm BOX thickness, soft error tolerance of standard FF is stable but that of the stacked FF is not stable. The BOX thickness has a large impact on the PBE by the substrate bias.
机译:薄盒FDSOI工艺中的软误差容差取决于基板偏置,因为软误差主要由寄生双极效应(PBE)引起。通过通过设备模拟改变盒子层的厚度来评估软误差容差的基板偏置依赖性。我们比较标准和堆叠触发器(FF)之间的软错误容差。在10 nm盒厚度下,FF的柔软误差容差大大变化了身体偏差。但是,在100 nm盒厚度下,标准FF的软误差容差是稳定的,但堆叠的FF不稳定。盒子厚度通过基板偏置对PBE具有很大的影响。

著录项

相似文献

  • 外文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号