An Adaptive Low-Power Control Scheme for On-Chip Network Applications

摘要

Systems-on-chip (SoC) is evolving toward complex heterogeneous multiprocessors made of many pre-designed cores or IPs with application specific interconnections. Intra-chip interconnects are thus becoming one of the central elements of SoC design and pose