首页> 外文会议>IEEE Custom Integrated Circuits Conference >A 5.8nW, 45ppm/°C on-chip CMOS wake-up timer using a constant charge subtraction scheme
【24h】

A 5.8nW, 45ppm/°C on-chip CMOS wake-up timer using a constant charge subtraction scheme

机译:采用恒定电荷减法的5.8nW,45ppm /°C片上CMOS唤醒定时器

获取原文

摘要

This work presents an ultra-low power oscillator designed for wake-up timers in compact wireless sensors. A constant charge subtraction scheme removes continuous comparator delay from the oscillation period, which is the source of temperature dependence in conventional RC relaxation oscillators. This relaxes comparator design constraints, enabling low power operation. In 0.18μm CMOS, the oscillator consumes 5.8nW at room temperature with temperature stability of 45ppm/°C (−10°C to 90°C) and 1%V line sensitivity.
机译:这项工作提出了一种超低功耗振荡器,该振荡器设计用于紧凑型无线传感器中的唤醒定时器。恒定电荷减法方案从振荡周期中消除了连续的比较器延迟,而振荡周期是常规RC弛张振荡器中温度依赖性的来源。这放宽了比较器设计的约束,实现了低功耗工作。在0.18μmCMOS中,该振荡器在室温下功耗为5.8nW,温度稳定性为45ppm /°C(-10°C至90°C)和1%V的线灵敏度。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号