首页> 外文会议>IFIP/IEEE International Conference on Very Large Scale Integration >Thermal-aware test scheduling for NOC-based 3D integrated circuits
【24h】

Thermal-aware test scheduling for NOC-based 3D integrated circuits

机译:基于NOC的3D集成电路的热感知测试调度

获取原文

摘要

A 3D stacked network-on-chip (NOC) promises the integration of a large number of cores in a many-core system-on-chip (SOC). The NOC can be used to test the embedded cores in such SOCs, whereby the added cost of dedicated test-access hardware can be avoided. However, a potential problem associated with a 3D NOC-based test access is the emergence of hotspots due to stacking and the high toggle rates associated with structural test patterns used for manufacturing test. High temperatures and hotspots can lead to the failure of good parts, resulting in yield loss. We describe a thermal-driven test scheduling method to avoid hotspots, whereby the full NOC bandwidth is used to deliver test packets. Test delivery is carried out using a new unicast-based multicast scheme. Experimental results highlight the effectiveness of the proposed method in reducing test time under thermal constraints.
机译:3D堆叠式片上网络(NOC)保证了将许多内核集成到多核片上系统(SOC)中。 NOC可用于测试此类SOC中的嵌入式内核,从而避免了专用测试访问硬件的额外成本。但是,与基于3D NOC的测试访问相关联的潜在问题是,由于堆叠以及与用于制造测试的结构测试图案相关的高翻转率,出现了热点。高温和热点会导致良品损坏,从而导致成品率下降。我们描述了一种避免热点的热驱动测试计划方法,其中,完整的NOC带宽用于传递测试数据包。使用新的基于单播的多播方案执行测试交付。实验结果突出了该方法在减少热约束条件下的测试时间方面的有效性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号