首页> 外文会议>IEEE International Symposium on Hardware-Oriented Security and Trust >Intellectual property protection for FPGA designs with soft physical hash functions: First experimental results
【24h】

Intellectual property protection for FPGA designs with soft physical hash functions: First experimental results

机译:FPGA设计具有软物理哈希功能的知识产权保护:第一个实验结果

获取原文

摘要

The use of Soft Physical Hash (SPH) functions has been recently introduced as a flexible and efficient way to detect Intellectual Property (IP) cores in microelectronic systems. Previous works have mainly investigated software IP to validate this approach. In this paper, we extend it towards the practically important case of FPGA designs. Based on experiments, we put forward that SPH functions-based detection is a promising and low-cost solution for preventing anti-counterfeiting, as it does not require any a-priori modification of the design flow. In particular, we illustrate its performances with stand-alone FPGA designs, re-synthetized FPGA designs, and in the context of parasitic IPs running in parallel.
机译:最近使用软物理哈希(SPH)功能是一种灵活有效的方法来检测微电子系统中的知识产权(IP)核心。以前的作品主要是调查软件IP来验证这种方法。在本文中,我们将其扩展到实际重要的FPGA设计案例。基于实验,我们提出了基于SPH功能的检测是一种有前途和低成本的解决方案,可以防止防伪,因为它不需要任何先验的设计流程修改。特别是,我们以独立的FPGA设计,重新合成的FPGA设计以及并行运行的寄生IP的背景下说明其性能。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号