首页> 外文会议>IEEE International Symposium on Hardware-Oriented Security and Trust >An efficient algorithm for identifying security relevant logic and vulnerabilities in RTL designs
【24h】

An efficient algorithm for identifying security relevant logic and vulnerabilities in RTL designs

机译:识别RTL设计中与安全相关的逻辑和漏洞的有效算法

获取原文

摘要

For complex production hardware designs, a significant challenge is to decide where to look for security issues. Published approaches to information flow security analysis find all paths from signals for an asset to ports accessible by an adversary, such as a secret key to a point of disclosure. Although this can be beneficial in eliminating areas of the hardware designs that need not be reviewed, what is included is still overwhelmingly large for a proper review for security vulnerabilities. However, it is not necessary to review all of the paths, but instead to review access control mechanisms that limit information flow between adversary and asset. Our method of using multiple information flow paths allows us to identify access control mechanisms and evaluate whether they are used on every access to the asset. Our technique was used commercially in production hardware design to successfully find critical security issues before tape-in by pre-Si validation engineers at Intel.
机译:对于复杂的生产硬件设计,一项重大挑战是决定在哪里寻找安全问题。已发布的信息流安全分析方法可以找到从资产信号到对手可访问的端口的所有路径,例如秘密密钥到公开点。尽管这对于消除不需要审查的硬件设计领域可能是有益的,但对于适当的安全漏洞审查,其中包含的内容仍然绝大多数。但是,没有必要检查所有路径,而是要检查限制对手和资产之间的信息流的访问控制机制。我们使用多个信息流路径的方法使我们能够识别访问控制机制,并评估是否在每次访问资产时都使用了它们。我们的技术已在商业上用于生产硬件设计,以成功找到关键的安全问题,然后再由英特尔的Si前验证工程师进行录音。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号