首页> 外文会议>IEEE International Symposium on Circuits and Systems >Tools and Methodologies for Designing Energy-Efficient Photonic Networks-on-Chip for High-Performance Chip Multiprocessors
【24h】

Tools and Methodologies for Designing Energy-Efficient Photonic Networks-on-Chip for High-Performance Chip Multiprocessors

机译:用于为高性能芯片多处理器设计节能光子网络的工具和方法

获取原文

摘要

Photonic interconnection networks have recently been proposed as a replacement to conventional electronic network-on-chip solutions in delivering the ever increasing communication requirements of future chip multiprocessors. While photonics offers superior bandwidth density, lower latencies, and improvements in energy efficiency over electronics, the photonic network designs that can leverage these benefits cannot be easily derived by simply mimicking electronic layouts. In fact, proper implementations of photonic interconnects will require the careful consideration of a variety new physical-layer metrics and design requirements that did not exist with electronics. Here, we review some of the currently proposed designs for chip-scale photonic interconnection networks, the design methodologies required to produce viable network topologies, and a simulation environment, called PhoenixSim, that we have developed to accurately model and study those metrics and designs.
机译:最近已经提出了光子互连网络作为替代传统的电子网络的片上解决方案,在提供未来芯片多处理器的增加的通信需求方面。虽然Photonics提供了出色的带宽密度,降低延迟,并且通过电子设备的能效的提高,但是可以利用这些效益的光子网络设计不能轻易地衍生来源于于模仿电子布局。实际上,对光子互连的适当实现将需要仔细考虑电子设备不存在的各种新的物理层度量和设计要求。在这里,我们审查了一些目前提出的芯片光子互连网络设计,生产可行网络拓扑所需的设计方法以及据称凤凰城的仿真环境,我们开发了准确地模拟和研究这些指标和设计。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号