首页> 外文会议>IEEE International Symposium on Circuits and Systems >MULTILEVEL FLASH MEMORY ON-CHIP ERROR CORRECTION BASED ON TRELLIS CODED MODULATION
【24h】

MULTILEVEL FLASH MEMORY ON-CHIP ERROR CORRECTION BASED ON TRELLIS CODED MODULATION

机译:基于格子编码调制的Chip片上校正芯片上的多级闪存

获取原文

摘要

This paper presents a multilevel (ML) Flash memory on-chiperror correction system design based on the concept of trellis coded modulation (TCM). This is motivated by the non-trivial modulation process in ML memory storage and the effectiveness of TCM on integrating coding with modulation to provide better performance. Using code storage 2bits/cell Flash memory as a test vehicle, the effectiveness of TCM-based systems, in terms of error-correcting performance, coding redundancy, silicon cost, and operation latency, has been successfully demonstrated.
机译:本文基于网格编码调制(TCM)的概念,提出了一种ChipError校正系统设计的多级(ML)闪存。这是通过ML存储器存储中的非普通调制过程的动机和TCM在与调制中集成编码以提供更好的性能的有效性。使用代码存储/单元闪存作为测试车辆,已成功显示基于纠错性能,编码冗余,硅成本和操作延迟的基于TCM的系统的有效性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号