首页> 外文会议>China Semiconductor Technology International Conference >A high speed low power negative sensing architecture for 3D NAND Flash memory
【24h】

A high speed low power negative sensing architecture for 3D NAND Flash memory

机译:用于3D NAND闪存的高速低功耗负感应架构

获取原文
获取外文期刊封面目录资料

摘要

A new sensing architecture aiming at negative threshold voltage detection for 3D NAND Flash memory cells is proposed. This sensing architecture does not need triple well devices and negative voltage supplies. In this architecture, we apply 2 V to source line (SL) rather than 0V which is always used in conventional method. We prove that this architecture is feasible by Technology Computer Aided Design (TCAD) simulation. We have also designed a sense amplifier (SA) to support the proposed sensing architecture. This SA has advantages including lower noise, 9.4% faster read speed, and 51.6% lower power consumption compared to the conventional counterpart.
机译:提出了一种针对3D NAND闪存单元的负阈值电压检测的新传感架构。该传感架构不需要三倍井装置和负电压供应。在此架构中,我们将2 v应用于源行(SL)而不是0V,始终以传统方法使用。我们证明,这种架构是可行的,可通过技术计算机辅助设计(TCAD)仿真可行。我们还设计了一个读出放大器(SA),以支持所提出的传感架构。该SA具有包括较低噪声,较快的读取速度为9.4%,功耗更高的噪音为9.4%,与传统的对应相比较低的51.6%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号