Special considerations for 3DIC circuit design and modeling

摘要

In this paper, the new elements in 3DIC are examined for enabling optimal 3D products: including 3D interconnect which maybe the limiting factor to achievable speed; 3D chip design strategy (partition and implementation) to achive optimal performance; wireless testing to address the challenges in testing a partial system / chip before stacking and with limited observation points after stacking.