Timing verification of a 45nm SOI standard cell library

摘要

A reliable timing verification methodology has been developed and proven on a 45nm SOI standard cell library. This methodology is currently used at more advanced process nodes.