首页> 外文会议>Conference on Asia South Pacific design automation >A system-level power-estimation methodology based on IP-level modeling, power-level adjustment, and power accumulation
【24h】

A system-level power-estimation methodology based on IP-level modeling, power-level adjustment, and power accumulation

机译:基于IP级别建模,功率级别调整和功率累积的系统级别功率估计方法

获取原文

摘要

We have developed a specialized rapid power-estimation methodology for multimedia applications. This methodology has adequate accuracy for the first design of a complicated SoC. For a multimedia application, we developed three new methodologies: an IP-level modeling, a power-level adjustment methodology, and a power accumulation methodology. With these methodologies, the system-level power estimation on a SoC executing a practical application becomes so precise and easy that we can revise the SoC design to reduce its power. According to a comparison of the system-level power estimated with these methodologies to board-measured power, the error between the two powers is less than 5.6%.
机译:我们已经为多媒体应用开发了一种专门的快速功率估算方法。对于复杂的SoC的第一个设计,此方法具有足够的准确性。对于多媒体应用程序,我们开发了三种新方法:IP级别建模,功率级别调整方法和功率累积方法。通过这些方法,执行实际应用的SoC上的系统级功耗估算变得如此精确和容易,我们可以修改SoC设计以降低其功耗。根据使用这些方法估算的系统级电源与板级电源的比较,两种电源之间的误差小于5.6%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号