Statistical pn junction leakage model with trap level fluctuation for Tref (refresh time)-oriented DRAM design

摘要

By analyzing the anomalous junction leakage of a single tail bit and introducing the trap level fluctuation model, we have successfully established a methodology for predicting the refresh time (Tref) of the current and next generations for the Tref-oriented DRAM design optimization.