首页> 外文会议>Real-Time Systems Symposium, 1993., Proceedings. >Automatic symbolic verification of embedded systems
【24h】

Automatic symbolic verification of embedded systems

机译:嵌入式系统的自动符号验证

获取原文

摘要

We present a model checking procedure and its implementation for the automatic verification of embedded systems. Systems are represented by hybrid automata - machines with finite control and real-valued variables modeling continuous environment parameters such as time, pressure, and temperature. System properties are specified in a real-time temporal logic and verified by symbolic computation. The verification procedure, implemented in Mathematica, is used to prove digital controllers and distributed algorithms correct. The verifier checks safety, liveness, time-bounded, and duration properties of hybrid automata.
机译:我们提出了一种用于嵌入式系统自动验证的模型检查程序及其实现。系统以混合自动机为代表-具有有限控制权和实值变量的机器,它们对连续的环境参数(例如时间,压力和温度)进行建模。系统属性在实时时态逻辑中指定,并通过符号计算进行验证。在Mathematica中实施的验证程序用于证明数字控制器和分布式算法正确。验证者检查混合自动机的安全性,活动性,时限和持续时间属性。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号