...
首页> 外文期刊>IEEE Transactions on Software Engineering >Automatic symbolic verification of embedded systems
【24h】

Automatic symbolic verification of embedded systems

机译:嵌入式系统的自动符号验证

获取原文
获取原文并翻译 | 示例
   

获取外文期刊封面封底 >>

       

摘要

Presents a model-checking procedure and its implementation for the automatic verification of embedded systems. The system components are described as hybrid automata-communicating machines with finite control and real-valued variables that represent continuous environment parameters such as time, pressure and temperature. The system requirements are specified in a temporal logic with stop-watches, and verified by symbolic fixpoint computation. The verification procedure-implemented in the Cornell Hybrid Technology tool, HyTech-applies to hybrid automata whose continuous dynamics is governed by linear constraints on the variables and their derivatives. We illustrate the method and the tool by checking safety, liveness, time-bounded and duration requirements of digital controllers, schedulers and distributed algorithms.
机译:介绍了一种用于嵌入式系统自动验证的模型检查程序及其实现。系统组件被描述为具有有限控制和实值变量的混合自动机通信机器,这些变量代表连续的环境参数,例如时间,压力和温度。系统要求在带有秒表的时间逻辑中指定,并通过符号定点计算进行验证。康奈尔混合技术工具HyTech中实施的验证程序适用于混合自动机,该自动机的连续动态受变量及其导数的线性约束支配。我们通过检查数字控制器,调度程序和分布式算法的安全性,活动性,时限和持续时间要求来说明该方法和工具。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号