首页> 外文会议>European Test Conference, 1993. Proceedings of ETC 93., Third >Aliasing minimization in signature analysis testing
【24h】

Aliasing minimization in signature analysis testing

机译:签名分析测试中的混淆最小化

获取原文

摘要

This paper reconsiders the problem of the design of optimal signature registers for BIST applications. Different strategies should be considered in designing multiple-input and single-input registers. For multiple-input registers, aliasing minimization cannot be the only guiding criterion: it is shown that the performance of a register with regards to aliasing depends strongly on the nature of the circuit under test and on the effects of the fault at its outputs. It is therefore preferable to choose a register that performs satisfactorily regardless of the circuit tested and of the test length chosen, i.e. a maximally reliable register. Registers based on primitive feedback polynomials are identified as the most reliable, in terms of asymptotic as well as transient behavior of the aliasing probability.
机译:本文重新考虑了用于BIST应用的最佳签名寄存器的设计问题。设计多输入和单输入寄存器时,应考虑不同的策略。对于多输入寄存器,混叠最小化不是唯一的指导标准:显示出混叠寄存器的性能在很大程度上取决于被测电路的性质及其输出故障的影响。因此,最好选择一个性能令人满意的寄存器,而与所测试的电路和所选择的测试长度无关,即最大可靠的寄存器。就混叠概率的渐近性和瞬态行为而言,基于原始反馈多项式的寄存器被认为是最可靠的。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号