首页> 外文会议>IEEE VLSI Test Symposium >SafeTPU: A Verifiably Secure Hardware Accelerator for Deep Neural Networks
【24h】

SafeTPU: A Verifiably Secure Hardware Accelerator for Deep Neural Networks

机译:SafeTPU:用于深度神经网络的可验证安全的硬件加速器

获取原文

摘要

We present Safe-TPU, a framework for secure computations of Deep Neural Networks (DNNs) in untrusted hardware corrupted by Trojans or fault injection attacks. This work leverages previous advances on interactive proof (IP) systems for verifying, at run-time, the correctness of a neural network’s computations, and makes three new contributions: (1) We present a Trojan resilient DNN hardware accelerator based on interactive proofs; (2) We introduce new protocol enhancements that significantly reduce the space and time required to generate proofs; and (3) we propose an implementation of Safe-TPU with high parallelism and reuse of existing resources already deployed in the baseline DNN accelerator. We prototype Safe-TPU on an FPGA and analyze its security guarantees. Experimentally, we show that Safe-TPU’s area overhead is small (28%) over the baseline DNN accelerator and is 3.15× faster than state-of-the-art, while at the same time, Safe-TPU guarantees to catch, with high probability, any incorrect computations.
机译:我们介绍了Safe-TPU,这是一个用于在受特洛伊木马程序或故障注入攻击破坏的不受信任的硬件中安全计算深度神经网络(DNN)的框架。这项工作利用了交互式证明(IP)系统的先前进展,用于在运行时验证神经网络计算的正确性,并做出了三项新的贡献:(1)我们提出了一种基于交互式证明的Trojan弹性DNN硬件加速器; (2)我们引入了新的协议增强功能,可大大减少生成证明所需的空间和时间; (3)我们提出了具有高度并行性的Safe-TPU的实现,并可以重用基线DNN加速器中已经部署的现有资源。我们在FPGA上对Safe-TPU进行原型设计并分析其安全性保证。实验表明,Safe-TPU的区域开销比基准DNN加速器小(28%),比最新技术快3.15倍,而Safe-TPU可以确保以较高的速度捕获概率,任何不正确的计算。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号