首页> 外文会议>International Symposium on VLSI Design and Test >FSK Demodulator And FPGA Based BER Measurement System For Low IF Receivers
【24h】

FSK Demodulator And FPGA Based BER Measurement System For Low IF Receivers

机译:FSK解调器和基于FPGA的BER测量系统,如果接收器为低电平

获取原文

摘要

This paper presents a binary frequency shift keying (BFSK) demodulator for low intermediate frequency (IF) receivers and an FPGA based bit error rate (BER) measurement platform for the same. The custom made demodulator is fabricated in 180 nm CMOS mixed mode technology, which occupies an area of 0.09 mm~2 and consumes 80 μW power from 1.8 V supply. When integrated with a low IF (2 MHz) receiver front end for Medical Device Radio Communication (MedRadio) spectrum at 400 MHz, the measured BER was less than 10~(-3) at a data rate of 200 kbps for an FSK frequency deviation of 150 kHz.
机译:本文介绍了用于低中频(IF)接收器的二进制频移键控(BFSK)解调器和基于FPGA的比特错误率(BER)测量平台。定制的解调器是在180nm CMOS混合模式技术中制造的,该技术占据0.09mm〜2的面积,并从1.8 V电源消耗80μW功率。当与低于400MHz的医疗设备无线电通信(MEDRADIO)光谱的低IF(2MHz)接收器前端集成时,测量的BER以200kbps的数据速率小于10〜(3),用于FSK频率偏差150 kHz。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号