首页> 外文会议>IEEE Mediterranean Microwave Symposium >Design of an ultra-wideband low-noise amplifier for spin wave readout circuitry in 65 nm CMOS technology
【24h】

Design of an ultra-wideband low-noise amplifier for spin wave readout circuitry in 65 nm CMOS technology

机译:65 nm CMOS技术中旋转波读出电路超宽带低噪声放大器的设计

获取原文

摘要

We introduce a new approach to measure spin waves on-chip and describe the design of an ultra-wideband Low-Noise Amplifier (LNA) implemented in a readout circuitry for characterization of the spin wave devices. The LNA shows a gain of 22.6 dB in the frequency range between 9.7 GHz and 43.3 GHz. The minimum Noise Figure (NF) is 5.3 dB at 22.75 GHz. Simulations were performed with 65 nm CMOS technology node in Cadence Virtuoso. Estimated power consumption and chip area are 41.62 mW and 0.172 mm2, respectively.
机译:我们介绍了一种新方法来测量芯片上的旋转波,并描述在读出电路中实现的超宽带低噪声放大器(LNA)的设计,以表征自旋波器件。 LNA在9.7GHz和43.3GHz之间的频率范围内显示出22.6 dB的增益。最小噪声系数(NF)为5.3 dB,为22.75 GHz。在Cadence Virtuoso中使用65 nm CMOS技术节点进行仿真。估计功耗和芯片面积分别为41.62兆瓦和0.172mm2。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号