首页> 外文会议> >NEON: Near-accurate efficient FIR Filter for ultra low-power applications
【24h】

NEON: Near-accurate efficient FIR Filter for ultra low-power applications

机译:NEON:适用于超低功耗应用的近精度高效FIR滤波器

获取原文

摘要

Low-power dissipation is an imperative requirement in the design of an efficient Digital Signal Processing system which is employed in many multimedia applications such as image and video processing. Finite Impulse Response (FIR) filter is indispensable in the design of several such Digital Signal Processing (DSP) applications. The output of these applications, either an image or a video can be nearly accurate for human perception. This toleration in the loss of quality of the output can be exploited to design an energy-efficient system by using approximate computation. Moreover, the efficacy of a system can be improved multi-fold by using reversible logic which benefits in the design of ultra-low-power systems. In this paper, we propose an approximate adder using a reversible Toffoli gate and employ it in designing NEON (Near-accurate and Efficient FIR filter for ultra low-power applicatiONs). Simulation results carried out using Cadence© design tools in 45nm technology node show that the FIR Filter designed using the proposed adder gives significantly better results compared to the designs using the adders in literature. Experiment results using ISCAS benchmarks and comparison with previous methods demonstrate the effectiveness of the proposed method. In addition to producing fewer garbage outputs, the FIR filter designed using the proposed adder yields power reduction of 74%, delay reduction of 64% and Power-Delay Product reduction of 90.1%.
机译:在高效的数字信号处理系统的设计中,低功耗是必不可少的要求,该系统已在许多多媒体应用(例如图像和视频处理)中采用。有限脉冲响应(FIR)滤波器在几种此类数字信号处理(DSP)应用的设计中必不可少。这些应用程序的输出(图像或视频)对于人类的感知几乎是准确的。通过使用近似计算,可以利用这种对输出质量损失的容忍度来设计节能系统。此外,可以通过使用可逆逻辑来提高系统效率,而可逆逻辑对超低功耗系统的设计有益。在本文中,我们提出了一种使用可逆Toffoli门的近似加法器,并将其用于NEON(用于超低功耗应用的近精确,高效FIR滤波器)的设计中。使用Cadence©设计工具在45nm技术节点上进行的仿真结果表明,与文献中使用加法器的设计相比,使用建议的加法器设计的FIR滤波器可提供更好的结果。使用ISCAS基准进行的实验结果以及与以前方法的比较证明了该方法的有效性。除了产生更少的垃圾输出外,使用建议的加法器设计的FIR滤波器可将功率降低74%,将延迟降低64%,将功率延迟乘积降低90.1%。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号