首页> 外文会议>Mediterranean Conference on Embedded Computing >Influence of fault-tolerant design methods on differential power analysis resistance of AES cipher: Methodics and challenges
【24h】

Influence of fault-tolerant design methods on differential power analysis resistance of AES cipher: Methodics and challenges

机译:容错设计方法对AES密码差分功率分析电阻的影响:方法和挑战

获取原文

摘要

Many electronic systems has to fulfill strict dependability properties, especially both fault tolerance and attack resistance. These requirements usually contradict each other. The study and experiment descriptions of the possible methods how to measure these impacts are presented in this paper. Specifically, how fault-tolerant design methods affects resistance against differential power analysis attack and how the whole design can be modified to increase attack resistance will be discussed.
机译:许多电子系统必须满足严格的可靠性要求,尤其是容错性和抗攻击性。这些要求通常相互矛盾。本文介绍了如何测量这些影响的研究方法和实验说明。具体来说,将讨论容错设计方法如何影响对差分功率分析攻击的抵抗力,以及如何修改整个设计以增加攻击抵抗力。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号