首页> 外文会议>International Japan-Egypt Conference on Electronics, Communications and Computers >A 200MS/s, 8-bit Time-based Analog to Digital Converter (TADC) in 65nm CMOS technology
【24h】

A 200MS/s, 8-bit Time-based Analog to Digital Converter (TADC) in 65nm CMOS technology

机译:采用65nm CMOS技术的200MS / s,8位基于时间的模数转换器(TADC)

获取原文

摘要

Time-based-Analog-to-Digital-Converter (TADC) is an important block in various applications that require higher resolution and lower power consumption compared to the conventional ADCs at scaled CMOS technologies. In time-based ADCs, the input voltage is first converted into a pulse in time by using a Voltage-to-Time Converter (VTC) circuit, and then the pulse is converted to a digital output by using a Time-to-Digital Converter (TDC) circuit. In this paper, a TADC is proposed with a VTC that achieves high linearity and large dynamic input range and a TDC that achieves a time resolution of 3.9 ps. A 200MS/S, 8-bit TADC with effective number of bits (ENOB) equals 7.6 bits is proposed.
机译:与按比例缩放CMOS技术的传统ADC相比,基于时间的模数转换器(TADC)是要求更高的分辨率和更低的功耗的各种应用中的重要模块。在基于时间的ADC中,首先使用电压至时间转换器(VTC)电路将输入电压及时转换为脉冲,然后使用时间至数字转换器将脉冲转换为数字输出(TDC)电路。在本文中,提出了一种具有VTC的TADC,该VTC可以实现高线性度和大动态输入范围,而TDC可以实现3.9 ps的时间分辨率。提出了一个200MS / S的8位TADC,其有效位数(ENOB)等于7.6位。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号