首页> 外文会议>International Conference on Microelectronic Test Structures >Employing an on-die test chip for maximizing parametric yields of 28nm parts
【24h】

Employing an on-die test chip for maximizing parametric yields of 28nm parts

机译:采用片上测试芯片以最大程度地提高28nm零件的参数成品率

获取原文

摘要

We show that a well designed suite of process observation structures (POSt) that can be tested on a standard production tester is a valuable asset for achieving high parametric yields. Our ability to tailor test coverage and conditions based on circuit yield signatures has allowed us to obtain the needed learning within a small test time budget.
机译:我们表明,可以在标准生产测试仪上测试的一套精心设计的过程观察结构(POSt)是实现高参数产量的宝贵资产。我们基于电路良率特征来调整测试范围和条件的能力使我们能够在很小的测试时间预算内获得所需的学习。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号