首页> 外文会议>ACM/EDAC/IEEE Design Automation Conference >Equivalence verification of large Galois field arithmetic circuits using word-level abstraction via Gr#x00F6;bner bases
【24h】

Equivalence verification of large Galois field arithmetic circuits using word-level abstraction via Gr#x00F6;bner bases

机译:借助Gröbner基的单词级抽象对大型Galois现场算术电路进行等效性验证

获取原文

摘要

Custom arithmetic circuits designed over Galois fields F2k are prevalent in cryptography, where the field size k is very large (e.g. k = 571-bits). Equivalence checking of such large custom arithmetic circuits against baseline golden models is beyond the capabilities of contemporary techniques. This paper addresses the problem by deriving word-level canonical polynomial representations from gate-level circuits as Z = F (A) over F2k, where Z and A represent the output and input bit-vectors of the circuit, respectively. Using algebraic geometry, we show that the canonical polynomial abstraction can be derived by computing a Gröbner basis of a set of polynomials extracted from the circuit, using a specific elimination (abstraction) term order. By efficiently applying these concepts, we can derive the canonical abstraction in hierarchically designed, custom arithmetic circuits with up to 571-bit datapath, whereas contemporary techniques can verify only up to 163-bit circuits.
机译:在Galois字段F2k上设计的定制算术电路在密码术中很普遍,其中字段大小k非常大(例如k = 571位)。此类大型定制算术电路与基准黄金模型的等效检查超出了现代技术的能力范围。本文通过在F2k上从门级电路得出Z = F(A)得出字级规范多项式表示法来解决该问题,其中Z和A分别代表电路的输出和输入位矢量。使用代数几何,我们表明可以通过使用特定的消除(抽象)项顺序计算从电路中提取的一组多项式的Gröbner基础来得出规范的多项式抽象。通过有效地应用这些概念,我们可以在具有多达571位数据路径的分层设计的自定义算术电路中得出规范抽象,而现代技术只能验证多达163位的电路。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号