首页> 外文会议>International Symposium on the Physical and Failure Analysis of Integrated Circuits >Failure analysis of off-state leakage in high-voltage word-line decoder circuit of memory device
【24h】

Failure analysis of off-state leakage in high-voltage word-line decoder circuit of memory device

机译:存储器件高压字线解码器电路断态泄漏的故障分析

获取原文

摘要

After 500-hour HTOL reliability test on memory device, off-state leakage was found in nMOSFETs of word-line decoder. According to electrical and physical failure analysis on IC and device level, we found that holes were trapped in SiN of STI edge, which lowered threshold voltage of nMOSFETs and lead to off-state leakage from drain to source. The hole-traps came from anode gate low current flow and were trapped in SiN layer. The hole-traps could be annihilated by electron beams from SEM, and this phenomenon might mislead judgment during failure analysis. Detailed failure analysis, failure mechanism and corresponding improvement of circuit and process are presented in this paper.
机译:在存储设备上进行了500小时的HTOL可靠性测试后,在字线解码器的nMOSFET中发现了断态泄漏。根据对IC和器件级别的电气和物理故障分析,我们发现STI边缘的SiN中陷有空穴,这降低了nMOSFET的阈值电压,并导致从漏极到源极的关态泄漏。空穴陷阱来自阳极栅极的低电流,并被困在SiN层中。空穴陷阱可能会被来自SEM的电子束歼灭,这种现象可能会在故障分析过程中误导判断。给出了详细的故障分析,故障机理以及相应的电路和工艺改进方法。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号