首页> 外文会议>IEEE International Nanoelectronics Conference >A novel MASH 2-1 sigma-delta A/D converter with high-to-low conversion for closed-loop MEMS accelerometer interface
【24h】

A novel MASH 2-1 sigma-delta A/D converter with high-to-low conversion for closed-loop MEMS accelerometer interface

机译:一种新型MASH 2-1 SIGMA-DERTA A / D转换器,用于闭环MEMS加速度计接口的高到低转换

获取原文

摘要

In this paper, an A/D converter offering the high-to-low level shifter function applied to the high range digital closed-loop MEMS accelerometer interface is presented. In the interface circuit, the analog front-end circuit works in the high-voltage domain and the digital back-end circuit works in the low-voltage domain, however, the cascade MASH 2-1 sigma-delta ADC just can achieve high-voltage signal converting to low-voltage signal without introducing additional high-to-low transition module. The level shifter is mainly realized by the first integrator by means of using switched-capacitor charge transfer principle. The cascade MASH 2-1 sigma-delta ADC performs a maximum signal-to-noise-plus-distortion ratio (S/(N+D)) rms/rms of 113.6 dB with 200 Hz bandwidth and sampling clock of 100-kHz. The interface was designed in TSMC 0.35 um CMOS process and was sent to the foundry to prototype.
机译:本文提出了一种A / D转换器,提供应用于高级数字闭环MEMS加速度计接口的高到低电平移位函数。在接口电路中,模拟前端电路在高压域中工作,数字后端电路工作在低压域中,但是,级联MASH 2-1 Sigma-Delta ADC只能实现高 - 电压信号转换为低压信号而不引入额外的高到低转换模块。电平移位器主要由第一积分器通过使用开关电容器电荷转移原理来实现。级联MASH 2-1 SIGMA-DERTA ADC执行具有200 Hz带宽和100kHz的200 Hz带宽和采样时钟的113.6 dB的最大信号对噪声加失真率(S /(N + D))RMS / RMS。该接口设计在TSMC 0.35 UM CMOS过程中,并被发送到铸造厂。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号