Testing of high performance integrated circuits is becoming increasingly a challenging task owing to higher clock frequencies and non availability/economics of VLSI testers. In this article, we outline a DFT strategy such that high performancedevices can be tested on relatively low performance testers. Various implementations aspects of this technique are also addressed.
展开▼
