首页> 外文会议>IEEE/CPMT International Electronic Manufacturing Technology Symposium;IEMT >Die attach capability on ultra thin wafer thickness for power semiconductor
【24h】

Die attach capability on ultra thin wafer thickness for power semiconductor

机译:功率半导体的超薄晶圆上的芯片附着能力

获取原文

摘要

In the fast- paced semiconductor industry the need for package solution arises in order to cope with emerging miniaturization trend. As wafer thickness decreases to 100µm and below, manufacturing challenges arise. Ultra-thin wafers are less stable and more vulnerable to stresses, and the die can be prone to breaking and warping not only during grinding but also at subsequent processing steps.Thinner dies will be able to perform faster heat dissipation to the Cu leadframe to improve the Rth and at the same time will be able to improve the Rdson performance. An effort to assemble an Ultra Thin Dies has been made at die bonding using soft solder, solder paste and also Au Sn Diffusion Soldering.
机译:在快速发展的半导体工业中,为了应对新兴的小型化趋势,出现了对封装解决方案的需求。当晶片厚度减小到100μm或更小时,制造挑战就出现了。超薄晶圆的稳定性较差并且更容易受到应力的影响,不仅在研磨过程中而且在随后的加工步骤中,芯片都容易断裂和翘曲,而更薄的芯片将能够更快地向Cu引线框架散热,从而改善Rth并同时可以改善Rdson的性能。已经在使用软焊料,焊膏以及金锡扩散焊接的芯片键合过程中努力组装超薄模具。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号