Design and implementation of DDR SDRAM controller based on FPGA in satellite navigation system

摘要

DDR SDRAM, with features of large capacity and high speed, has a good prospect in the acquisition of satellite navigation system which requires large amounts of data accumulation. Due to the particularity of the navigation signal processing algorithms, the time cannot be efficiently used during reading and writing in traditional design of DDR SDRAM controller, reducing the efficiency of data processing. This paper presents a new strategy of reading and writing and then implements a DDR SDRAM controller. Software simulation and hardware experimental tests prove the correctness and feasibility of this design.