首页> 外文会议>PSIVT 2011;Pacific-Rim symposium on video and image technology >Multithreading Architecture for Real-Time MPEG-4 AVC/H.264 SVC Decoder
【24h】

Multithreading Architecture for Real-Time MPEG-4 AVC/H.264 SVC Decoder

机译:实时MPEG-4 AVC / H.264 SVC解码器的多线程体系结构

获取原文

摘要

The inter-layer prediction (ILP) including intra, residual, and motion up-sampling operation in Scalable Video Coding (SVC) significantly increases the compression ratio compared to simulcast. The SVC Codec capable of processing the inter-layer prediction among multiple layers, however, requires much more memory and computational power than single-layer MPEG-4 AVC/H.264 Codec. This paper presents a fast and memory-efficient multithreading architecture for real-time MPEG-4 AVC/H.264 Scalable High profile decoder. Unlike existing approaches where multi-threaded video encoding and decoding have been performed within a frame or among frames, the designed algorithm utilizes inter-layer parallelism based on a group of macroblocks (GOM). Also, improved buffer management can be achieved by the proposed access unit (AU) based decoding architecture for enabling GOM-based inter-layer multithreading architecture. The proposed multithreading architecture has three properties: (1) scalable to the number of SVC layers, (2) no additional coding delay, and (3) no additional memory requirement. Experimental results show that the proposed multithreading architecture speeds up the decoding time of 3-layer extended spatial scalability sequences by about 36% on average, 3-layer coarse grain scalability 50%, and 5-layer medium grain scalability by about 102%, respectively, compared to a single-threaded SVC decoder.
机译:与同时广播相比,包括可伸缩视频编码(SVC)中的帧内,残差和运动上采样操作在内的层间预测(ILP)显着提高了压缩率。但是,能够处理多层之间的层间预测的SVC编解码器比单层MPEG-4 AVC / H.264编解码器需要更多的内存和计算能力。本文提出了一种用于实时MPEG-4 AVC / H.264可扩展High profile解码器的快速且内存高效的多线程体系结构。与现有的方法不同,在现有的方法中,在一帧内或多个帧之间已执行多线程视频编码和解码,所设计的算法利用基于一组宏块(GOM)的层间并行性。而且,可以通过所提出的基于访问单元(AU)的解码架构来实现改进的缓冲器管理,该解码架构用于实现基于GOM的层间多线程架构。所提出的多线程体系结构具有三个属性:(1)可扩展到SVC层的数量,(2)没有额外的编码延迟,以及(3)没有额外的内存需求。实验结果表明,提出的多线程体系结构平均将3层扩展空间可伸缩性序列的解码时间平均缩短了约36%,将3层粗粒度可伸缩性提高了50%,将5层中粒度可伸缩性提高了约102%与单线程SVC解码器相比。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号