首页> 外文会议>2010 53rd IEEE International Midwest Symposium on Circuits and Systems >Design of universal logic gate targeting minimum wire-crossings in QCA logic circuit
【24h】

Design of universal logic gate targeting minimum wire-crossings in QCA logic circuit

机译:针对QCA逻辑电路中最小导线交叉的通用逻辑门设计

获取原文

摘要

Wire crossings limit the performance of a logic circuit in Quantum-Dot Cellular Automata (QCA) based design. Minimization of wire-crossings is, therefore, of prime importance in the current nanotechnology, susceptible to high error rates. This work proposes a QCA (Quantum-Dot Cellular Automata) logic gate (UQCALG) realizing the universal functions. The design of UQCALG is based on the coupled Majority Minority (CMVMIN) QCA structure with the target to reduce wire crossings as well as the number of clock cycles required to operate a QCA circuit. The experimental designs establish that the UQCALG can lead to the cost effective design of QCA logic circuits that may not be possible with conventional ULG (Universal Logic Gate).
机译:线交叉限制了基于量子点元胞自动机(QCA)的设计中逻辑电路的性能。因此,线交叉的最小化在当前的纳米技术中具有很高的错误率,这是最重要的。这项工作提出了实现通用功能的QCA(量子点元胞自动机)逻辑门(UQCALG)。 UQCALG的设计基于少数族裔(CMVMIN)耦合的QCA结构,其目标是减少导线交叉以及操作QCA电路所需的时钟周期数。实验设计确定,UQCALG可以导致具有成本效益的QCA逻辑电路设计,而传统的ULG(通用逻辑门)可能无法做到这一点。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号