首页> 外文会议>32nd IEEE Custom Integrated Circuits Conference >A combined anti-aliasing filter and 2-tap FFE in 65-nm CMOS for 2× blind 2–;10 Gb/s ADC-based receivers
【24h】

A combined anti-aliasing filter and 2-tap FFE in 65-nm CMOS for 2× blind 2–;10 Gb/s ADC-based receivers

机译:结合了抗混叠滤波器和65nm CMOS中的2抽头FFE,适用于2个基于2 ;; 10 Gb / s ADC的盲接收器

获取原文

摘要

This paper presents a combined anti-aliasing filter and 2-tap feed-forward equalizer (AAF/FFE) as an analog front-end (AFE) for 2× blind ADC-based receivers. The front-end optimizes the channel/filter characteristics for data-rates of 2–10 Gb/s. The AAF bandwidth scales with the data-rate and the 2-tap FFE is designed without the need for noise-sensitive analog delay cells. The AAF/FFE is implemented in 65-nm CMOS, occupies 0.013 mm2, and consumes 2.4 mW at 10 Gb/s.
机译:本文提出了一种抗混叠滤波器和2抽头前馈均衡器(AAF / FFE)的组合,作为基于2x盲ADC的接收器的模拟前端(AFE)。前端针对2–10 Gb / s的数据速率优化了通道/滤波器特性。 AAF带宽随数据速率而定,并且2抽头FFE的设计不需要噪声敏感的模拟延迟单元。 AAF / FFE在65纳米CMOS中实现,占用0.013 mm 2 ,在10 Gb / s时消耗2.4 mW。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号