首页> 外文会议>Applied Power Electronics Conference and Exposition (APEC), 2010 >Low-dropout (LDO) regulator output impedance analysis and transient performance enhancement circuit
【24h】

Low-dropout (LDO) regulator output impedance analysis and transient performance enhancement circuit

机译:低压降(LDO)调节器输出阻抗分析和瞬态性能增强电路

获取原文

摘要

This paper presents a low-dropout regulator with a transient performance enhancement circuit. The transient performance enhancement circuit improves the transient response time by sinking a remaining current in a power delivery path. Due to the limited control bandwidth, traditional LDO could not respond rapidly to the load transients. As a result, a large output voltage spike can be occurred and the output voltage settling time is long during the load transients. In this paper, the stability conditions and the output impedance of LDO are discussed, and the output voltage spike and current distributions in the power delivery path are analyzed. The theoretical analysis will be confirmed by the cadence simulation results.
机译:本文提出了一种具有瞬态性能增强电路的低压差稳压器。瞬态性能增强电路通过在功率传输路径中吸收剩余电流来改善瞬态响应时间。由于有限的控制带宽,传统的LDO无法快速响应负载瞬变。结果,在负载瞬变期间,可能会出现较大的输出电压尖峰,并且输出电压的建立时间很长。本文讨论了LDO的稳定性条件和输出阻抗,并分析了功率传递路径中的输出电压尖峰和电流分布。理论分析将由节奏仿真结果证实。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号