首页> 外文会议>The 3rd International Symposium on Systems and Control in Aeronautics and Astronautics >A CPLD-based design of pre-processing circuit in navigation computer
【24h】

A CPLD-based design of pre-processing circuit in navigation computer

机译:导航计算机中基于CPLD的预处理电路设计

获取原文

摘要

In order to improve the processing speed of navigation computer, a CPLD-based design of preprocessing circuit is presented. The outputs of gyroscopes, accelerometers, odometer and GPS are pre-processed, and then exchanged with the signal processing circuit through a dual-port RAM. All the information pre-processing circuit is designed in the CPLD, which enables a more flexible using and simpler circuit composition.
机译:为了提高导航计算机的处理速度,提出了一种基于CPLD的预处理电路设计。陀螺仪,加速度计,里程表和GPS的输出经过预处理,然后通过双端口RAM与信号处理电路进行交换。所有信息预处理电路均在CPLD中进行设计,从而可以更灵活地使用和简化电路组成。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号