Design and implementation of high-speed digital CMOS camera driving control timing and data interface

摘要

High-speed digital cameras are progressing rapidly with the development of CMOS image sensor in these few years. In order to develop a high-speed CMOS industrial digital camera, the CMOS image sensor MI-MV13 is used. The sensor drive pulse and control timing based on Xilinx Virtex-II Pro FPGA is designed. A novel format of digital image transporting based on Camera Link data port is defined in this paper. It is implemented 1280 (H) x 1024 (V) SXGA resolution digital image transported at a high frame rate of 300 fps (frames-per-second) with 5 Pixels 10 bit compatible Camera Link Medium Configuration. In addition, these functions that adjustments of exposure beginning time, integral time, AOI (Area of Interest) output and so on, are realized in a FPGA chip. All of the function modules are embedded in a SOPC (System on a Programmable Chip), and further functions can be easily added to the chip at the second time development. Experimental results show that the design of driving control timing and data interface in FPGA is suitable for high-frame rate, low power, intelligent and miniaturization digital video camera.