Test Generation for Current Testing of Bridging Faults in CMOS VLSI Circuits

摘要

An efficient automatic test pattern generator for Iddq current testing of CMOS digital circuits is presented. The complete two-line bridging fault set is considered. Genetic algorithms are used to generate compact test sets. Experimental results for ISCAS85 and ISCAS89 benchmark circuits are presented.