首页> 外文会议>Symposium on VLSI Circuits >A CMOS VLSI framer chip for a broadband ISDN local access system
【24h】

A CMOS VLSI framer chip for a broadband ISDN local access system

机译:用于宽带ISDN本地访问系统的CMOS VLSI成帧器芯片

获取原文

摘要

The emerging broadband ISDN will satisfy the present and future needs for a wide range of bit rales and holding times. A broadband ISDN subscriber access prototype[1][2] PI being explored at Bell Communications Research includes highspeed circuit switching, time division multiplexing, packet multiplexing, and packet processing. In order to properly identify data streams in the network, and to allow individual bytes in these streams to be located, a synchronous frame format for a basic channel is adopted as shown in Fig. 1 for use in the prototype. The ultimate bit rate for the basic channel (called WB-1) has not been determined but it is suggested that the bit rate should be in the range of 130–150 Mb/s. The bit rate chosen for the prototype is 139.264 Mb/s.
机译:新兴的宽带ISDN将满足当前和未来对各种比特规则和保持时间的需求。 Bell Communications Research正在探索的宽带ISDN用户接入原型[1] [2] PI包括高速电路交换,时分多路复用,分组多路复用和分组处理。为了正确地识别网络中的数据流,并允许定位这些流中的各个字节,采用了如图1所示的基本通道的同步帧格式,以用于原型。基本信道(称为WB-1)的最终比特率尚未确定,但建议该比特率应在130-150 Mb / s的范围内。为原型选择的比特率是139.264 Mb / s。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号