首页> 外文会议>IEEE International Symposium on Electromagnetic Compatibility >Modeling and Verification to Analyze Effect of Power/Ground Noises on CMOS Feedback Operational Amplifier
【24h】

Modeling and Verification to Analyze Effect of Power/Ground Noises on CMOS Feedback Operational Amplifier

机译:建模与验证,分析CMOS反馈运算放大器电力/地面噪声的影响

获取原文

摘要

The operational amplifier is one of the most important circuits to compose ADCs, DACs and active filters. Now, there are many papers which deal with noise characters of op amps. Most of them are focused on the input signal noises which flow into circuits while power/ground noise is not taken into account. The power/ground noise, however, is critical to the op amp performance as an operating speed increases and demand of mixed-mode system becomes stronger. This paper mechanism of power/ground noises flowing into the op amp and effects of the noises on the op amp as chip-package PDN co-modeling and circuit modeling are proposed. Furthermore, the models are verified by experimental measurement.
机译:运算放大器是组成ADC,DAC和有源滤波器最重要的电路之一。现在,有许多论文处理运算放大器的噪音字符。其中大多数集中在输入信号噪声上,该信号噪声流入电路,而不考虑电源/地噪声。然而,电源/地噪声对运算放大器性能至关重要,因为混合模式系统的运行速度增加和需求变得更强。提出了流入运算放大器的功率/地面噪声的纸张机制,以及作为芯片包装PDN共计建模和电路建模的运算放大器上的噪声的效果。此外,通过实验测量验证模型。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号