A thread partitioning algorithm in low power high-level synthesis

摘要

We propose a thread partitioning algorithm in low power high-level synthesis. The algorithm is applied to high-level synthesis systems. In the systems, we can describe parallel behaving circuit blocks (threads) explicitly. First it focuses on a local register file RF in a thread. It partitions a thread into two subthreads, one of which has RF and the other does not have RF. The partitioned subthreads need to be synchronized with each other to keep the data dependency of the original thread. Since the partitioned subthreads have waiting time for synchronization, gated clocks can be applied to each subthread. Then we can synthesize a low power circuit with a low area overhead, compared to the original circuit. Experimental results demonstrate effectiveness and efficiency of the algorithm.