首页> 外文会议> >Formal verification of PLC programs generated from signal interpreted Petri nets
【24h】

Formal verification of PLC programs generated from signal interpreted Petri nets

机译:从信号解释Petri网生成的PLC程序的形式验证

获取原文

摘要

Outlines an approach for applying model-checking to logic control algorithms in a way that is easy to understand and to apply by non-specialists. Non-specialists in this case means the designers of PLC programs (mostly control engineers and technicians) because they often have only restricted knowledge in computer science. A graphical design approach (based on signal interpreted Petri nets, SIPN) is used to generate a controller for a benchmark problem. This controller is then checked against a set of semi-verbally formulated properties, and improved to fulfill them. The combination of the graphical SIPN design approach and the semi-verbal specification language results in a very transparent and easy to apply approach to the design and verification of PLC software.
机译:概述了一种以非专业人员易于理解和应用的方式将模型检查应用于逻辑控制算法的方法。在这种情况下,非专家是指PLC程序的设计者(大多是控制工程师和技术人员),因为他们通常仅对计算机科学有有限的了解。图形设计方法(基于信号解释的Petri网,SIPN)用于生成基准问题的控制器。然后对照一组半语言制定的属性检查此控制器,并对其进行改进以实现它们。图形化SIPN设计方法与半语言规范语言的结合导致了一种非常透明且易于应用的方法来设计和验证PLC软件。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号