Timing verification for two-phase, level-clocked synchronous circuitry

摘要

Because the performance requirements of synchronous circuits are higher, many two-phase, level-clocked circuits are designed. Unlike edge-triggered circuits, two-phase and level-clocked circuits must satisfy more complex timing constraints. In the paper, a novel timing verification algorithm is proposed based on the dynamic programming algorithm and is used to performed on some synchronous circuits.