A VLSI communication architecture for stochastically pulse-encoded analog signals

摘要

A new architecture for interchip communication in pulse coded analog VLSI systems is presented. Interchip communication methods can be compared roughly to computer communication protocols, allowing the use of some known results from computer network theory. We briefly discuss our solution relative to two existing solutions, and present some measured results.