首页> 外文会议> >A Trimaran based framework for exploring the design space of VLIW ASIPs with coarse grain functional units
【24h】

A Trimaran based framework for exploring the design space of VLIW ASIPs with coarse grain functional units

机译:基于Trimaran的框架,用于探索具有粗粒功能单元的VLIW ASIP的设计空间

获取原文

摘要

It is widely accepted that use of an Application Specific Instruction Set Processor (ASIP) in an embedded system can provide a solution which is much more flexible than ASICs and much more efficient than standard processors in terms of performance and power consumption. However a lack of an acceptable design methodology and supporting tools for ASIPs limits their use even today. We present in this paper a methodology for design space exploration of high performance VLIW ASIPs by modeling Application Specific Functional Units in Trimaran Compiler Infrastructure. To demonstrate the effectiveness of our strategy we consider two important applications FFT and Kalman Filter and perform compute intensive operations in these applications via special Functional Units. The results we obtain are very promising with up to 2/spl times/ speed improvement.
机译:公认的是,在嵌入式系统中使用专用指令集处理器(ASIP)可以提供一种解决方案,该解决方案在性能和功耗方面比ASIC灵活得多,比标准处理器更高效。但是,即使对于当今的ASIP,缺乏可接受的设计方法和支持工具也限制了它们的使用。我们在本文中介绍了一种通过在Trimaran编译器基础结构中对专用功能单元进行建模的方法来设计高性能VLIW ASIP的设计空间的方法。为了证明我们的策略的有效性,我们考虑了两个重要的应用程序FFT和卡尔曼滤波器,并通过特殊的功能单元在这些应用程序中执行计算密集型运算。我们获得的结果非常有希望,速度提高了2 / spl次。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号