Analog chip design with Mentor Graphics for submission to the MOSIS foundry interface

摘要

This paper presents the previously undocumented steps in CMOS analog chip design for MOSIS fabrication using the commercial Mentor Graphics tool set. The focus of the design process presented is achieving maximum correlation between simulation and testing. Two example designs are presented for illustration. The primary example is an inverting amplifier and the second is a voltage controlled oscillator.