首页> 外文会议> >A universal testability strategy for multi-chip modules based on BIST and boundary-scan
【24h】

A universal testability strategy for multi-chip modules based on BIST and boundary-scan

机译:基于BIST和边界扫描的多芯片模块通用测试策略

获取原文

摘要

A testability strategy that can be implemented mainly by incorporating built-in self-test (BIST) and boundary scan during the chip design cycle is presented. On the basis of these, the testing and diagnosis procedures needed to meet the quality requirements of multichip module (MCM) manufacturing, and hence reaching acceptable MCM assembly yields is demonstrated. The proposed testability strategy can be considered universal, since it is independent of silicon, substrate, or attachment technologies adopted to build the MCM.
机译:提出了一种可测试性策略,该策略主要可以通过在芯片设计周期中结合内置的自测(BIST)和边界扫描来实现。在此基础上,证明了满足多芯片模块(MCM)制造质量要求并因此达到可接受的MCM组装成品率所需的测试和诊断程序。提议的可测试性策略可以被认为是通用的,因为它独立于用于构建MCM的硅,衬底或附着技术。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号