首页> 外文会议>Latin American Test Symposium >IJTAG Compatible Delay-line based Voltage Embedded Instrument with One Clock-cycle Conversion Time
【24h】

IJTAG Compatible Delay-line based Voltage Embedded Instrument with One Clock-cycle Conversion Time

机译:具有一个时钟周期转换时间的,基于IJTAG兼容延迟线的电压嵌入式仪器

获取原文

摘要

The monitoring of critical-paths in Systems-on-Chip to ensure dependable operation during the lifetime is becoming essential for safety-critical applications. Based on the timing information, different procedures like remaining lifetime prediction, voltage, and frequency scaling can be carried out to retain the desired functionality. To perform these operations, it is important to measure the run-time changing parameters like operating voltage and temperature, at the same moment of measuring slack-delay timing in critical paths. This will provide a better correlation, as compared to measuring the slack-delay timing alone, for instance, to determine the remaining lifetime. This paper presents a novel delay-line based voltage embedded instrument with a conversion time of just one clock cycle along with its integration to the IJTAG network. The proposed embedded instrument (EI) has been designed using the TSMC 40nm standard cell library. Simulation results of the proposed EI show a resolution of 10mV with a detection range from 0.95V to 1.20V, which is sufficient for most dependability applications.
机译:监视片上系统中的关键路径以确保生命周期内的可靠运行对于安全性至关重要的应用而言变得至关重要。基于时序信息,可以执行不同的过程(例如剩余寿命预测,电压和频率缩放)以保留所需的功能。为了执行这些操作,重要的是在测量关键路径中的延迟延迟定时的同时,测量运行时变化的参数(例如工作电压和温度)。与仅测量松弛延迟时序(例如,确定剩余寿命)相比,这将提供更好的相关性。本文介绍了一种新型的基于延迟线的电压嵌入式仪器,其转换时间仅为一个时钟周期,并且已集成到IJTAG网络中。建议的嵌入式仪器(EI)是使用TSMC 40nm标准单元库设计的。拟议的EI的仿真结果表明,其分辨率为10mV,检测范围为0.95V至1.20V,足以满足大多数可靠性应用的要求。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号