首页> 外文会议>ISCAS 2012;IEEE International Symposium on Circuits and Systems >A continuous-time level-crossing ADC with 1-bit DAC and 3-input comparator
【24h】

A continuous-time level-crossing ADC with 1-bit DAC and 3-input comparator

机译:具有1位DAC和3输入比较器的连续时间电平转换ADC

获取原文

摘要

A novel continuous-time level-crossing analog-to-digital converter (LC-ADC) for biomedical application is proposed. Lower power consumption and less design complexity with respect to the conventional designs are achieved due to 1) replacing the n-bit digital-to-analog converter (DAC) with a 1-bit DAC; 2) introducing a 3-input comparator and switching off the idle branches in the following stages when possible; 3) utilizing the opposite polarity of the differential input signals and fixing the comparison window with only one reference level; 4) splitting the level-crossing detections. Designed to be implemented in 0.18 µm CMOS technology, the proposed ADC achieves 8 bits of resolution with much lower power consumption than conventional LC-ADCs.
机译:提出了一种用于生物医学的新型连续时间跨界模数转换器(LC-ADC)。与传统设计相比,功耗更低,设计复杂度更低,这是由于以下原因:1)用1位DAC代替了n位数模转换器(DAC); 2)引入三输入比较器,并在可能的情况下在随后的阶段中关闭空闲分支; 3)利用差分输入信号的相反极性,并仅以一个参考电平固定比较窗口; 4)分割平交道口检测。设计为以0.18 µm CMOS技术实现,该ADC达到8位分辨率,并且功耗比传统LC-ADC低得多。

著录项

相似文献

  • 外文文献
  • 中文文献
  • 专利
获取原文

客服邮箱:kefu@zhangqiaokeyan.com

京公网安备:11010802029741号 ICP备案号:京ICP备15016152号-6 六维联合信息科技 (北京) 有限公司©版权所有
  • 客服微信

  • 服务号