Generating VIRTEX Partial Bitstreams to Implement a Partial Reconfigurable ATM Switch

摘要

This paper shows the methodology that has been used to generate partial reconfigurable bit-files for VirtexFPGAs. It presents one special tool called PARBIT and how it is being used to implement the partial reconfigurable module inside a single chip ATM switch.